M. Serra

Computer Science · Physical Sciences

11h-index585citations46works0.02yr avg
OpenAlex↗Google Scholar↗

Accepting Students?

No reports yet. Know if this professor is taking students?

Research Topics

VLSI and Analog Circuit Testing(20), Embedded Systems Design Techniques(12), Integrated Circuits and Semiconductor Failure Analysis(12), Parallel Computing and Optimization Techniques(8), Radiation Effects in Electronics(6)

Publications46 total

ARMSim# - a Customizable Simulator for Exploring the ARM Architecture
FECS·2009· 3 cited
Codesign of a Computationally Intensive Problem in GF(3)
Proceedings·2007· 3 cited
LOW COMPLEX OFDM-CDMA BASED WIRELESS SENSOR NETWORK IN THE HF BAND: DOWNLINK
LA Referencia (Red Federada de Repositorios Institucionales de Publicaciones Científicas)·2007Open Access
MERGING CONCURRENT CHECKING AND OFF-LINE BIST
2005· 16 cited
Digital IC Testing: An Introduction
2005· 3 cited
Building the LCG: from middleware integration to production quality software
CERN Document Server (European Organization for Nuclear Research)·2005· 1 citedOpen Access
Hardware/software co-design for virtual machines
IEE Proceedings - Computers and Digital Techniques·2005· 6 cited
Rapid prototyping of a co-designed Java virtual machine
Rapid System Prototyping·2004· 6 cited
Reconfigurable architecture requirements for co-designed virtual machines
2004· 6 cited
Using FPGAs to solve the Hamiltonian cycle problem
2003· 11 cited
The IT support for acquired brain injury patients - the design and evaluation of a new software package
2003· 4 cited
Hardware architecture for Java in a hardware/software co-design of the virtual machine
2003· 12 cited
A multimedia virtual lab for digital logic design
2003· 8 cited
VLSI design, computer science and engineering issues
2003
Autocorrelation coefficients in the representation and classification of switching functions
2003· 10 cited
The co-design of virtual machines using reconfigurable hardware
2003· 12 cited
Design and implementation of a merged on-line and off-line self-testable architecture
2002· 3 cited
A functional approach to delay faults test generation for sequential circuits
2002
Test generation for stuck-at and gate-delay faults in sequential circuits: a mixed functional/structural method
2002· 7 cited
The analysis of one dimensional multiple-valued linear cellular automata
2002· 6 cited
page 1 of 3Next →

Frequent Co-authors

J.C. Muzio(9), Kenneth B. Kent(8), Donatella Sciuto(6), Franco Fummi(5), Kevin Cattell(3), William B. Gardner(3), D. Michael Miller(2), T. Aaron Gulliver(2), Xiaoling Sun(2), E. Wang(2), Xiaowen Sun(2), Pere Martí-Puig(2), T. A. Slater(1), Frank Ruskey(1), Joe Sawada(1), C. Robert Miers(1), Shujian Zhang(1), P. Agathoklis(1), Gholamali C. Shoja(1), N.J. Dimopoulos(1)