Woogeun Rhee

Tsinghua University — China

Engineering · Physical Sciences

27h-index2.9kcitations267works1.32yr avg
OpenAlex↗ORCID↗Google Scholar↗Lab page↗

Accepting Students?

No reports yet. Know if this professor is taking students?

Research Topics

Radio Frequency Integrated Circuit Design(176), Advancements in PLL and VCO Technologies(173), Analog and Mixed-Signal Circuit Design(77), Semiconductor Lasers and Optical Devices(43), Photonic and Optical Devices(37)

Publications267 total

A 0.6-V High-Efficiency BLE Transmitter Using a Hybrid PLL With RDAC-Based Common-Mode Ripple Cancellation in 65-nm CMOS
IEEE Journal of Solid-State Circuits·2025
Analysis and Design of Bias-Current-Free Hybrid Phase-Locked Loops with Multi-Phase Time-Interleaved Phase Detector
2025
An Asynchronous RISC-V Processor Utilizing a Chisel-Based Desynchronization Flow
2025
A 1.8Gb/s 8GHz PSK-UWB Transceiver with Extended PPM/PWM Modulation and Embedded Carrier Spreading
2025· 1 cited
A 0.5V 0.55mm<sup>2</sup> Bias-Current-Free BLE Transceiver with 1-Bit Delay-Based Demodulation for Energy-Harvesting IoT applications
2025· 1 cited
A 27.9-mW 802.15.4/4z 1T2R Transceiver With FIR-Embedded Quadrature Hybrid Correlation and AoA Localization
IEEE Journal of Solid-State Circuits·2025
A Polar Phase-Tracking Receiver With Two-Point Injection Technique
IEEE Journal of Solid-State Circuits·2025· 2 cited
New Associate Editors
IEEE Open Journal of the Solid-State Circuits Society·2025Open Access
A 7.5-GHz Frequency-Hopping CDMA UWB Transceiver for Secure Multi-Sensor Connectivity
IEEE Transactions on Circuits & Systems II Express Briefs·2024· 4 cited
A 0.6V Fully-Integrated BLE Transmitter in 65nm CMOS Using a Common-Mode-Ripple-Cancelled Hybrid PLL and a Duty-Cycle-Controlled Class-E/F<sub>2</sub> PA Achieving 25% System Efficiency at 0dBm
2024· 1 cited
A 3.4 mW ± 0.45 dB-Gain-Variation 6-10GHz Low-Noise Amplifier with Embedded Capacitive Feedback and RC Extension Network for Gb/s UWB Receivers
2024
An Ultra-Low-Voltage Bias-Current-Free Fractional-N Hybrid PLL With Voltage-Mode Phase Detection and Interpolation
IEEE Journal of Solid-State Circuits·2024· 3 cited
A Wide Tracking Range Heterodyne Phase-Tracking Receiver With 1-bit Phase-Domain Demodulation
IEEE Transactions on Circuits and Systems I Regular Papers·2024· 4 cited
A 2.3nJ/b 32-APSK Polar Phase-Tracking Receiver with Two-Point Injection Technique
2024· 2 cited
An IEEE 802.15.4/4z Coherent Quadrature Hybrid Correlation UWB Receiver in 65-nm CMOS
IEEE Journal of Solid-State Circuits·2024· 2 cited
A 0.14-nJ/b 200-Mb/s 2.7–3.5-GHz Quasi-Balanced FSK Transceiver With PLL-Based Modulation and Sideband Energy Detection
IEEE Transactions on Circuits and Systems I Regular Papers·2024Open Access
14.7 A 0.45V 0.72mW 2.4GHz Bias-Current-Free Fractional-N Hybrid PLL Using a Voltage-Mode Phase Interpolator in 28nm CMOS
2024· 3 cited
Editorial Message From the Incoming Editor-in-Chief
IEEE Open Journal of the Solid-State Circuits Society·2024Open Access
A DTC-Free Fractional-N BBPLL With FIR-Embedded Injection-Locked-Oscillator-Based Phase-Domain Lowpass Filter
IEEE Journal of Solid-State Circuits·2023· 8 cited
Frequency and Spectral Purity
2023· 1 citedOpen Access
page 1 of 14Next →

Frequent Co-authors

Zhihua Wang(26), H. Ainspan(9), Yuanfeng Sun(8), Daniel J. Friedman(7), Xueyi Yu(7), Dang Liu(5), Ni Xu(5), Michael P. Beakes(4), T. Beukema(4), Bo Zhou(4), S.V. Rylov(3), Alexander Rylyakov(3), S. Gowda(3), B. Parker(3), Huiying Zhuo(3), Fei Chen(3), Dong‐Wook Kim(3), Yining Zhang(3), Haixin Song(3), Ranran Zhou(3)