Stefano Pellerano

Intel (United States) — United States

Engineering · Physical Sciences

28h-index2.5kcitations98works25.42yr avg
OpenAlex↗Google Scholar↗Lab page↗

Accepting Students?

No reports yet. Know if this professor is taking students?

Research Topics

Radio Frequency Integrated Circuit Design(57), Advancements in PLL and VCO Technologies(29), Microwave Engineering and Waveguides(18), Quantum and electron transport phenomena(13), Advanced Power Amplifier Design(13)

Publications98 total

Operating two exchange-only qubits in parallel
Nature·2025Open Access
12-Spin-Qubit Arrays Fabricated on a 300 mm Semiconductor Manufacturing Line
Nano Letters·2024· 33 citedOpen Access
D-Band meets FinFET: Fully-Integrated Transmitter and Receiver Architectures for 100+Gb/s Links
2024· 2 cited
A Scalable mK Cryo-CMOS Demultiplexer Chip for Voltage Biasing and High-Speed Control of Silicon Qubit Gates
2024· 8 cited
Probing single electrons across 300-mm spin qubit wafers
Nature·2024· 113 citedOpen Access
22.3 A 76mW 40GS/s 7b Time-Interleaved Hybrid Voltage/Time-Domain ADC with Common-Mode Input Tracking
2024· 16 cited
A 7-b 76-mW 40-GS/s Hybrid Voltage/Time-Domain ADC With Common-Mode Input Tracking
IEEE Solid-State Circuits Letters·2024· 6 cited
A 128-Gb/s <i>D</i>-Band Receiver With Integrated PLL and ADC Achieving 1.95-pJ/b Efficiency in 22-nm FinFET
IEEE Journal of Solid-State Circuits·2023· 19 cited
Probing single electrons across 300 mm spin qubit wafers
arXiv (Cornell University)·2023· 6 citedOpen Access
High-Linearity 76-81 GHz Radar Receiver with an Intermodulation Distortion Cancellation and High-Power Limiter
2023· 3 cited
18.2 A 128Gb/s 1.95pJ/b D-Band Receiver with Integrated PLL and ADC in 22nm FinFET
2023· 19 cited
A VTC/TDC-Assisted 4× Interleaved 3.8 GS/s 7b 6.0 mW SAR ADC With 13 GHz ERBW
IEEE Journal of Solid-State Circuits·2023· 19 cited
A Fully Integrated 160-Gb/s D-Band Transmitter Achieving 1.1-pJ/b Efficiency in 22-nm FinFET
IEEE Journal of Solid-State Circuits·2022· 23 cited
Innovations for Intelligent Edge
ESSCIRC 2022- IEEE 48th European Solid State Circuits Conference (ESSCIRC)·2022· 3 cited
A 6.0mW 3.8GS/s 7b VTC/TDC-Assisted Interleaved SAR ADC with 13GHz ERBW
2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)·2022· 6 cited
Cryogenic CMOS for Qubit Control and Readout
2022 IEEE Custom Integrated Circuits Conference (CICC)·2022· 29 cited
A 2-to-2.48GHz Voltage-Interpolator-Based Fractional-N Type-I Sampling PLL in 22nm FinFET Assisting Fast Crystal Startup
2022 IEEE International Solid- State Circuits Conference (ISSCC)·2022· 10 cited
A Fully Integrated 160Gb/s D-Band Transmitter with 1.1 pJ/b Efficiency in 22nm FinFET Technology
2022 IEEE International Solid- State Circuits Conference (ISSCC)·2022· 30 cited
A Fully Integrated Cryo-CMOS SoC for State Manipulation, Readout, and High-Speed Gate Pulsing of Spin Qubits
IEEE Journal of Solid-State Circuits·2021· 61 cited
CMOS-based cryogenic control of silicon quantum circuits
Bulletin of the American Physical Society·2021
page 1 of 5Next →

Frequent Co-authors

Brent Carlton(18), Yorgos Palaskas(17), Ashoke Ravi(15), Christopher Hull(13), Steven Callender(12), K. Soumyanath(8), Kailash Chandrashekar(7), Somnath Kundu(7), Abhishek Agrawal(7), Peter Sagazio(7), Bishnu Patra(6), Paolo Madoglio(6), Hasnain Lakdawala(6), Satoshi Suzuki(6), Woorim Shin(6), Amy Whitcombe(6), Sushil Subramanian(5), Edoardo Charbon(5), Masoud Babaie(5), Fabio Sebastiano(5)