Zuochang Ye

Tsinghua University — China

Engineering · Physical Sciences

17h-index867citations115works1.22yr avg
OpenAlex↗Google Scholar↗Lab page↗

Accepting Students?

No reports yet. Know if this professor is taking students?

Research Topics

Low-power high-performance VLSI design(24), Advancements in Semiconductor Devices and Circuit Design(20), Radio Frequency Integrated Circuit Design(16), VLSI and Analog Circuit Testing(16), Microwave Engineering and Waveguides(15)

Publications115 total

MCMC-Escape: Multi-Capacity Ordered Escape Routing Based on Monte-Carlo Tree Search
ACM Transactions on Design Automation of Electronic Systems·2026Open Access
G-SpNN: GPU-Accelerated Passivity Enforcement for S-Parameter Modeling with Neural Networks
2025
PiSPICE: Accelerating Post-Layout SPICE Simulation via Essential Parasitic Identification
2025
SMT-Based Analog Layout Retargeting: Multi-Mode Constraint Extraction and Weighted Optimization
2025
AutoRRAM: An Agile RRAM Compiler Featuring Simultaneous Layout/Netlist Generation and Cross-Technology Migration
2025
Fast Extraction of Chip Thermal Resistances for Advanced Packaging Design
2025
MASC: A Memory-Efficient Adjoint Sensitivity Analysis through Compression Using Novel Spatiotemporal Prediction
2024· 4 cited
Automatic Recognition of Auditory Brainstem Response Waveforms Using a Deep Learning‐Based Framework
Otolaryngology·2024· 6 citedOpen Access
A Two-step Fine-tuning Assisted Layout Sizing Scheme for Analog/RF Circuits
2024· 3 cited
Design and Implementation of the MTP Compiler
2024
Automated Design of a Strong-ARM Dynamic Comparator
2024
Automated Generation Procedure for Fully Differential Op-Amp Using TED
2024· 1 cited
Technology Generic Delta-Sigma ADC Design with gm/ID Methodology
2023· 1 cited
Deep Neural Networks-Based Direct-Current Operation Prediction and Circuit Migration Design
Electronics·2023· 1 citedOpen Access
Topology Generic DC-Model for Accelerating Analog Circuit Optimization
2023· 4 cited
Minimum Max-Rank Method for High-Sigma Yield Analysis
2023
TED: A Python-Based Analog Design Environment for Agile Circuit Development
2023· 9 cited
Parametric design of asynchronous SAR ADC with redundancy
2023
DC-Model: A New Method for Assisting the Analog Circuit Optimization
2023· 6 cited
ISQED 2023 Best Papers
2023Open Access
page 1 of 6Next →

Frequent Co-authors

Yan Wang(14), Zhiping Yu(8), Joel Phillips(7), Zhijian Pan(5), Jian Yao(5), Wenjian Yu(4), Yan Wang(4), Zhenhai Zhu(3), Chiliang Zhang(3), L. Miguel Silveira(3), Mingzhi Gao(3), Wenfei Hu(3), Chuan Qin(2), Keqiang Sun(2), Wayne Wu(2), Ting‐Hao Liu(2), Shuo Yang(2), Quan Wang(2), Qiang Zhou(2), Chen Qian(2)