Borivoje Nikolić

University of California, Berkeley — United States

Engineering · Physical Sciences

49h-index10.3kcitations347works1.52yr avg
OpenAlex↗ORCID↗Google Scholar↗Lab page↗

Accepting Students?

No reports yet. Know if this professor is taking students?

Research Topics

Low-power high-performance VLSI design(108), Advancements in Semiconductor Devices and Circuit Design(80), Analog and Mixed-Signal Circuit Design(64), Semiconductor materials and devices(56), Radio Frequency Integrated Circuit Design(48)

Publications347 total

ArchAgent: Agentic AI-driven Computer Architecture Discovery
ArXiv.org·2026Open Access
ArchAgent: Agentic AI-driven Computer Architecture Discovery
arXiv (Cornell University)·2026Open Access
AstRL: Analog and Mixed-Signal Circuit Synthesis with Deep Reinforcement Learning
ArXiv.org·2026Open Access
AstRL: Analog and Mixed-Signal Circuit Synthesis with Deep Reinforcement Learning
arXiv (Cornell University)·2026Open Access
MAVERIC: A Heterogeneous Robotics SoC With 4 CPU Cores and 13 INT8/FP32 Accelerators in 16-nm-Class Technology
IEEE Journal of Solid-State Circuits·2026
COSMIC: A Multi-Vector-Core Heterogeneous RISC-V SoC for Intelligent Audio DSP in Intel 16
2025
Taping Out Three Class Chips Per Semester in Intel 16 Technology
2025
Demonstrating Berkeley Humanoid Lite: An Open-source, Accessible, and Customizable 3D-printed Humanoid Robot
2025· 5 citedOpen Access
MAVERIC: A 16nm 72 FPS, 10 mJ/Frame Heterogeneous Robotics SoC with 4 Cores and 13 INT8/FP32 Accelerators
2025
A 4-Element Baseband Charge-Domain Beamformer Integrated into 9-bit SAR ADC Achieving 32dB Spatial Notch with 52.1mW
2025
Cygnus: A 1 GHz Heterogeneous Octa-Core RISC-V Vector Processor for DSP
2025· 2 cited
Design Techniques for a Multi-Phase Injection- Based Eight-Phase 17-GHz Clock Generator for Multi-Phase Wireline Receivers
IEEE Transactions on Circuits and Systems I Regular Papers·2025· 1 cited
Demonstrating Berkeley Humanoid Lite: An Open-source, Accessible, and Customizable 3D-printed Humanoid Robot
arXiv (Cornell University)·2025· 1 citedOpen Access
SuperNoVA: Algorithm-Hardware Co-Design for Resource-Aware SLAM
2025· 2 citedOpen Access
BAG3++: An Extensible Generator Framework for Automated Layout-Aware AMS Design
IEEE Open Journal of Circuits and Systems·2025· 2 citedOpen Access
Instruction Scheduling in the Saturn Vector Unit
arXiv (Cornell University)·2024Open Access
A CVNN-Aided Anti-Interference Channel Estimation for Massive MIMO Systems
2024
A Generated 4 GS/s 124.6 mW 8× Time-Interleaved SAR-VCO ADC with 9.1 ENOB
2024· 6 cited
A Multi-Phase Injection-Locked 8-Phase 17 GHz Clock Generator with 6b Phase Rotation for Multi-Phase Wireline Receivers
2024· 3 cited
NeCTAr and RASoC: Tale of Two Class SoCs for Language Model Interference and Robotics in Intel 16
2024· 3 citedOpen Access
page 1 of 18Next →

Frequent Co-authors

Krste Asanović(7), Zhengya Zhang(7), Martin J. Wainwright(7), Lara Dolecek(6), Dejan Marković(6), R.W. Brodersen(6), Zheng Guo(5), Liang-Teck Pang(5), Elad Alon(5), E. Yeo(5), Vojin G. Oklobdzija(4), Vladimir Stojanović(4), Venkat Anantharam(4), Tsu‐Jae King Liu(4), Milovan Blagojević(4), Alon Amid(3), Howard Mao(3), Colin Schmidt(3), Yun Chiu(3), Andrew E. Carlson(3)