Artur Jutman

Tallinn University of Technology — EE

Computer Science · Physical Sciences

14h-index647citations132works0.52yr avg
OpenAlex↗ORCID↗Google Scholar↗Lab page↗

Accepting Students?

No reports yet. Know if this professor is taking students?

Research Topics

VLSI and Analog Circuit Testing(102), Integrated Circuits and Semiconductor Failure Analysis(57), Radiation Effects in Electronics(31), Embedded Systems Design Techniques(23), Engineering and Test Systems(21)

Publications132 total

A Hierarchical Approach to Health Management in Heterogeneous Embedded Systems
2025
European Test Symposium Teams: an Anniversary Snapshot
2025
IJTAG-compatible Symptom-based SEU Monitors for FPGA DNN Accelerators
2024
Keynote: Cost-Efficient Reliability for Edge-AI Chips
2024
Introduction
Computer science foundations and applied logic·2024· 1 cited
Overview of Structural Decision Diagrams
Computer science foundations and applied logic·2024
Fault Modelling with Structural BDDs
Computer science foundations and applied logic·2024
Logic-Level Fault Simulation
Computer science foundations and applied logic·2024
High-Level Decision Diagrams
Computer science foundations and applied logic·2024
Structural Decision Diagrams in Digital Test
Computer science foundations and applied logic·2024· 5 citedOpen Access
Structurally Synthesized BDDs
Computer science foundations and applied logic·2024
Test Generation, Testability and Fault Diagnosis
Computer science foundations and applied logic·2024
HLDD-Based Test Generation for RISC Processors
Computer science foundations and applied logic·2024
On-Chip Sensors Data Collection and Analysis for SoC Health Management
2023· 6 cited
On-Chip Sensors Data Collection and Analysis for SoC Health Management
arXiv (Cornell University)·2023Open Access
Understanding fault-tolerance vulnerabilities in advanced SoC FPGAs for critical applications
Microelectronics Reliability·2023· 11 citedOpen Access
HLS-based Optimization of Tau Triggering Algorithm for LHC: a case study
2022· 4 citedOpen Access
Simulation-based Equivalence Checking between IEEE 1687 ICL and RTL
2019· 2 cited
IEEE European Test Symposium (ETS)
2019· 7 citedOpen Access
Post-Silicon Validation of IEEE 1687 Reconfigurable Scan Networks
Zenodo (CERN European Organization for Nuclear Research)·2019Open Access
page 1 of 7Next →

Frequent Co-authors

Sergei Devadze(27), Raimund Ubar(25), Jaan Raik(15), Konstantin Shibin(10), Anton Tšertov(7), Igor Aleksejev(7), Maksim Jenihhin(6), M. Sonza Reorda(3), Erik Larsson(3), Sergei Odintsov(3), Tomas Bengtsson(3), Farrokh Ghani Zadegan(2), Rene Krenz-Baath(2), Natalia Cherezova(2), Shashi Kumar(2), Martin Instenberg(2), Heinz‐Dietrich Wuttke(2), Riccardo Cantoro(1), Mehrdad Montazeri(1), Thomas Wenzel(1)