Ronny Morad

IBM Research - Haifa — Israel

Engineering · Physical Sciences

6h-index155citations23works0.02yr avg
OpenAlex↗Google Scholar↗Lab page↗

Accepting Students?

No reports yet. Know if this professor is taking students?

Research Topics

Radiation Effects in Electronics(13), VLSI and Analog Circuit Testing(12), Embedded Systems Design Techniques(8), Formal Methods in Verification(7), Parallel Computing and Optimization Techniques(6)

Publications23 total

Post-Silicon Validation in the SoC Era: A Tutorial Introduction
IEEE Design and Test·2017· 64 cited
Cost-effective analysis of post-silicon functional coverage events
2017· 24 cited
An Agile Post-Silicon Validation Methodology for the Address Translation Mechanisms of Modern Microprocessors
IEEE Transactions on Device and Materials Reliability·2016· 5 cited
Unveiling difficult bugs in address translation caching arrays for effective post-silicon validation
2016· 8 cited
ISA-independent post-silicon validation for the address translation mechanisms of modern microprocessors
2016· 2 cited
Probabilistic bug-masking analysis for post-silicon tests in microprocessor verification
2016· 5 citedOpen Access
Solutions to IBM POWER8 verification challenges
IBM Journal of Research and Development·2015· 9 cited
ArChiVED: architectural checking via event digests for high performance validation
Design, Automation, and Test in Europe·2014· 1 cited
ArChiVED: Architectural checking via event digests for high performance validation
Design, Automation & Test in Europe Conference & Exhibition (DATE), 2014·2014
Panel: Future SoC verification methodology: UVM evolution or revolution?
Design, Automation & Test in Europe Conference & Exhibition (DATE), 2014·2014
ArChiVED: Architectural checking via event digests for high performance validation
Design, Automation & Test in Europe Conference & Exhibition (DATE), 2014·2014· 2 cited
Panel: Future SoC verification methodology: UVM evolution or revolution?
Design, Automation & Test in Europe Conference & Exhibition (DATE), 2014·2014· 8 citedOpen Access
Hybrid checking for microarchitectural validation of microprocessor designs on acceleration platforms
International Conference on Computer Aided Design·2013· 2 cited
Hybrid checking for microarchitectural validation of microprocessor designs on acceleration platforms
2013 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)·2013· 1 cited
SLAM: SLice And Merge - Effective Test Generation for Large Systems
Lecture notes in computer science·2013· 1 cited
Checking architectural outputs instruction-by-instruction on acceleration platforms
2012· 13 cited
Accelerators and emulators: can they become the platform of choice for hardware verification?
Design, Automation, and Test in Europe·2012
Accelerators and emulators: Can they become the platform of choice for hardware verification?
2012
Approximating checkers for simulation acceleration
2012· 4 cited
Facing the challenge of new design features
2011· 3 cited
page 1 of 2Next →

Frequent Co-authors

Valeria Bertacco(8), Avi Ziv(7), Debapriya Chatterjee(6), Amir Nahir(4), Alex Goryachev(4), George N. Papadimitriou(3), Dimitris Gizopoulos(3), Athanasios Chatzidimitriou(3), Alan J. Hu(3), Doowon Lee(3), Biruk Mammo(3), Chang-Hong Hsu(3), Raviv Gal(3), Prabhat Mishra(2), Anatoly Koyfman(2), Michal Rimon(2), Tom Kolan(2), Vitali Sokhin(2), Rolf Drechsler(2), Christophe Chevallaz(2)