Abhrajit Sengupta

Qualcomm (United States) — United States

Computer Science · Physical Sciences

13h-index850citations29works2.02yr avg
OpenAlex↗ORCID↗Google Scholar↗Lab page↗

Accepting Students?

No reports yet. Know if this professor is taking students?

Research Topics

Physical Unclonable Functions (PUFs) and Hardware Security(18), Integrated Circuits and Semiconductor Failure Analysis(14), Neuroscience and Neural Engineering(9), Cryptographic Implementations and Security(6), Advanced Malware Detection Techniques(3)

Publications29 total

A Needle in the Haystack: Inspecting Circuit Layout to Identify Hardware Trojans
2024· 2 cited
UN-SPLIT: Attacking Split Manufacturing Using Link Prediction in Graph Neural Networks
Lecture notes in computer science·2024· 2 cited
A New Paradigm in Split Manufacturing: Lock the FEOL, Unlock at the BEOL
Cryptography·2022· 4 citedOpen Access
GNN-RE: Graph Neural Networks for Reverse Engineering of Gate-Level Netlists
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems·2021· 84 cited
Breaking CAS-Lock and Its Variants by Exploiting Structural Traces
IACR Transactions on Cryptographic Hardware and Embedded Systems·2021· 19 citedOpen Access
Benchmarking at the Frontier of Hardware Security: Lessons from Logic Locking
arXiv (Cornell University)·2020· 29 citedOpen Access
Truly Stripping Functionality for Logic Locking: A Fault-Based Perspective
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems·2020· 71 cited
Logic Locking of Boolean Circuits: Provable Hardware-Based Obfuscation from a Tamper-Proof Memory
Lecture notes in computer science·2020· 9 cited
Is Robust Design-for-Security Robust Enough? Attack on Locked Circuits with Restricted Scan Chain Access
2019· 1 citedOpen Access
Is Robust Design-for-Security Robust Enough? Attack on Locked Circuits\n with Restricted Scan Chain Access
arXiv (Cornell University)·2019Open Access
Logic Locking With Provable Security Against Power Analysis Attacks
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems·2019· 20 cited
CAS-Unlock: Unlocking CAS-Lock without Access to a Reverse-Engineered Netlist.
IACR Cryptology ePrint Archive·2019· 5 cited
Customized locking of IP blocks on a multi-million-gate SoC
2018· 18 cited
ATPG-based cost-effective, secure logic locking
2018· 61 cited
Towards provably-secure performance locking
2018· 9 cited
Rethinking split manufacturing: An information-theoretic approach with secure layout techniques
2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)·2017· 29 citedOpen Access
Provably-Secure Logic Locking
2017· 320 cited
What to Lock?
2017· 91 cited
Preventing fault attacks using fault randomisation with a case study on AES
International Journal of Applied Cryptography·2017· 2 cited
Preventing fault attacks using fault randomisation with a case study on AES
International Journal of Applied Cryptography·2017· 4 cited
page 1 of 2Next →

Frequent Co-authors

Ozgur Sinanoglu(17), Muhammad Yasin(6), Mohammed Ashraf(5), Mohammed Nabeel(5), Nimisha Limaye(5), Shamit Ghosh(5), Dhiman Saha(5), Dipanwita Roy Chowdhury(5), Johann Knechtel(4), Jeyavijayan Rajendran(3), Satwik Patnaik(3), Deepanjan Bhattacharya(3), N.K. Sinha(3), Yiorgos Makris(2), Lilas Alrahis(2), Kanad Basu(2), Mohammed Thari Nabeel(1), Benjamin Carrión Schäfer(1), Hani Saleh(1), Baker Mohammad(1)