Soogine Chong

Korea Development Institute — South Korea

Engineering · Physical Sciences

11h-index584citations18works2.02yr avg
OpenAlex↗Google Scholar↗Lab page↗

Accepting Students?

No reports yet. Know if this professor is taking students?

Research Topics

Advancements in Semiconductor Devices and Circuit Design(9), Semiconductor materials and devices(7), GaN-based semiconductor devices and materials(5), Silicon Carbide Semiconductor Technologies(5), Force Microscopy Techniques and Applications(5)

Publications18 total

Impact of Strain on Sub-3 nm Gate-All-Around CMOS Logic Circuit Performance Using a Neural Compact Modeling Approach
IEEE Journal of the Electron Devices Society·2024· 2 citedOpen Access
Performance Evaluation of Strain Effectiveness of Sub-5 nm GAA FETs with Compact Modeling based on Neural Networks
2023· 2 cited
Estimation of Short Circuit Capability of GaN HEMTs Using Transient Measurement
IEEE Electron Device Letters·2021· 14 cited
Transient Measurement of GaN HEMT Drift Region Potential in the High Power State
IEEE Electron Device Letters·2021· 8 cited
Impact of Channel Hot Electrons on Current Collapse in AlGaN/GaN HEMTs
IEEE Electron Device Letters·2013· 112 cited
High threshold voltage p-GaN gate power devices on 200 mm Si
2013· 19 cited
Combinational Logic Design Using Six-Terminal NEM Relays
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems·2013· 39 cited
Source-Connected p-GaN Gate HEMTs for Increased Threshold Voltage
IEEE Electron Device Letters·2013· 52 cited
Nano-electro-mechanical relays for FPGA routing: experimental demonstration and a design technique
Design, Automation, and Test in Europe·2012· 21 cited
Nano-Electro-Mechanical (NEM) relays and their application to FPGA routing
2012· 1 cited
Integration of nanoelectromechanical (NEM) relays with silicon CMOS with functional CMOS-NEM circuit
2011· 58 cited
Integration of Nanoelectromechanical Relays With Silicon nMOS
IEEE Transactions on Electron Devices·2011· 26 cited
2D analytical model for the study of NEM relay device scaling
2011· 4 cited
Device and circuit interactive design and optimization beyond the conventional scaling era
2010· 1 cited
Efficient FPGAs using nanoelectromechanical relays
2010· 77 cited
Nanoelectromechanical (NEM) relays integrated with CMOS SRAM for improved stability and low leakage
2009· 80 cited
Technology Projection Using Simple Compact Models
2009· 5 cited
Analytical ballistic theory of carbon nanotube transistors: Experimental validation, device physics, parameter extraction, and performance projection
Journal of Applied Physics·2008· 63 cited

Frequent Co-authors

H.‐S. Philip Wong(11), Roger T. Howe(8), Subhasish Mitra(7), Injun Hwang(5), Jongseob Kim(5), Jaejoon Oh(5), Roozbeh Parsa(5), J. Provine(5), Sun-Kyu Hwang(4), Jai Kwang Shin(4), Saeroonter Oh(4), U‐In Chung(3), Kerem Akarvardar(3), Joonyong Kim(3), Daesung Lee(3), Hyun‐Sik Choi(2), J.T. Watt(2), Byoungil Lee(2), Hyuk Choi(2), Hyoji Choi(2)