Woorham Bae

Ayar Labs (United States) — United States

Engineering · Physical Sciences

18h-index1.3kcitations103works2.22yr avg
OpenAlex↗ORCID↗Google Scholar↗Lab page↗

Accepting Students?

No reports yet. Know if this professor is taking students?

Research Topics

Advancements in PLL and VCO Technologies(48), Semiconductor Lasers and Optical Devices(29), Radio Frequency Integrated Circuit Design(25), Photonic and Optical Devices(25), Analog and Mixed-Signal Circuit Design(22)

Publications103 total

Response of wavelength-shifting and scintillating-wavelength-shifting fibers to ionizing radiation
arXiv (Cornell University)·2025Open Access
Optical characterization of wavelength-shifting and scintillating-wavelength-shifting fibers
arXiv (Cornell University)·2025Open Access
Comparison of sensitivity analysis and Bayesian sampling methods for building energy simulations
Building Simulation Conference proceedings·2025Open Access
A UCIe Optical I/O Retimer Chiplet for AI Scale-up Fabrics
2025· 8 cited
A 256Gbps Microring-Based WDM Transceiver with Error-Free Wide Temperature Operation for Co-Packaged Optical I/O Chiplets
2024· 3 cited
A High-Frequency and Low-Jitter DLL With Quadrature Error and Duty-Cycle Corrections Based on Asynchronous Sampling
IEEE Solid-State Circuits Letters·2023· 6 cited
In-Memory Hamming Error-Correcting Code in Memristor Crossbar
IEEE Transactions on Electron Devices·2022· 9 cited
Benchmark Figure of Merit Extensions for Low Jitter Phase Locked Loops Inspired by New PLL Architectures
IEEE Access·2022· 10 citedOpen Access
An Eight-Core 1.44-GHz RISC-V Vector Processor in 16-nm FinFET
IEEE Journal of Solid-State Circuits·2021· 19 cited
In-Memory Hamming Error-Correcting Code in Memristor Crossbar
2021Open Access
In-Memory Hamming Error-Correcting Code in Memristor Crossbar
2021Open Access
Design and Analysis of Asynchronous Sampling Duty Cycle Corrector
Electronics·2021· 2 citedOpen Access
Monolithic Microring-based WDM Optical I/O for Heterogeneous Computing
2021· 12 cited
Monolithic Microring-based WDM Optical I/O for Heterogeneous Computing
Symposium on VLSI Technology·2021
State-of-the-Art Circuit Techniques for Low-Jitter Phase-Locked Loops: Advanced Performance Benchmark FOM Based on an Extensive Survey
2021· 8 cited
Peer Review #2 of "Today’s computing challenges: opportunities for computer hardware design (v0.1)"
2021Open Access
Today’s computing challenges: opportunities for computer hardware design
PeerJ Computer Science·2021· 8 citedOpen Access
4.3 An Eight-Core 1.44GHz RISC-V Vector Machine in 16nm FinFET
2021· 13 cited
LAYGO: A Template-and-Grid-Based Layout Generation Engine for Advanced CMOS Technologies
IEEE Transactions on Circuits and Systems I Regular Papers·2021· 29 cited
A 1.93-pJ/Bit PCI Express Gen4 PHY Transmitter with On-Chip Supply Regulators in 28 nm CMOS
Electronics·2021· 2 citedOpen Access
page 1 of 6Next →

Frequent Co-authors

Deog‐Kyoon Jeong(25), Gyu-Seob Jeong(11), Borivoje Nikolić(8), Kyung Jean Yoon(8), Elad Alon(7), Haram Ju(7), Kwanseo Park(7), Sung‐Yong Cho(7), Yoonsoo Kim(7), Eric Chang(6), Jaeduk Han(6), Sungwoo Kim(5), Erik Anderson(4), Sidney Buchbinder(4), Austin Katzin(4), Derek Van Orden(4), John M. Fini(4), Daniel Jeong(4), Pavan Bhargava(4), Cheol Seong Hwang(4)